



# Power Transistor

## 1. Power BJT:-

Power BJT's are available for both forms i.e. n-p-n & p-n-p forms. But n-p-n types are relatively used for high current, high voltage applications because higher mobility of electrons. Up to 1976, BJTs were more dominating as compared to SCR's & GTO's. They were ideal switching devices for power applications. With the introduction of MOSFET in 1976, BJTs have been replaced by MOSFET's in almost all medium power applications ( $\leq 500V$ ). And with the introduction of IGBT in 1983 & HCT's in 1988, they replaced BJTs for high power applications. But till for low power applications BJT's are used. Now a days some of the companies like Motorola, Philips & Fairchild semiconductors are supplying BJTs.

### Structure of BJT




Structure of BJT is as shown in above fig. The structure is vertical oriented. This type of structure is most preferred because it has more cross-sectional area. It will provide more current handling capacity, on state resistance decreases. Also thermal of transistor decreases, it improves cooling of transistor.

The double diffusion of n layer, the structure is suitable for low voltage applications. The triple n diffusion structure is suitable for high voltage applications. In the triple n diffusion structure, highly doped n+ regions provide low resistance, and lightly doped n regions called drift regions. The thickness of drift region determines the breakdown voltage of transistors.

Thickness of drift region increases with voltage rating & this tends to increase on-state voltage drop. Emitter region is heavily doped, base region is lightly doped & doping concentration of collector is same as emitter.

### Steady state characteristics :-


Out of C.B., C.C. & C.E configurations, C.E configuration is used for switching applications. Typical I<sub>p</sub>, O/P & Transfer characteristics for C.E configuration is as shown in fig. below.



Experimental set up to find I<sub>p</sub>, O/P and transfer characteristics is as shown in fig.


### Circuit Diagrams .

#### Input characteristics :-



Input characteristics is between O/P variables I<sub>B</sub> versus V<sub>BE</sub> for different values of V<sub>CE</sub>. It is simple p-n junction characteristics.

#### Output characteristics :-



Output characteristics is between O/P variables I<sub>C</sub> versus V<sub>CE</sub> for different base currents.

When I<sub>B</sub> = 0 the device is in cut off region.

When I<sub>B</sub> < I<sub>BS</sub> - the device is active region.  $I_C = \beta I_B - V_{BE} - I_B$


When I<sub>B</sub> > I<sub>BS</sub> the device is in saturation. Both CB & BE junction are forward biased.







## Switching characteristics of BJT :-



As input base voltage rises from 0 to  $V_1$  at the same time base current rises from 0 to  $I_{B1}$ , but the collector current does not respond immediately. There is delay known as 'delay' = delay time before any collector current flows. This delay is required to charge the capacitance between base to emitter junction, to forward bias the junction, the  $V_{BE}$  approximately  $0.7\text{V}$ . After this delay the collector current increases to the steady state value  $I_{C1}$ . This time is called as rise time. so on time of transistor is addition of these two time periods.

Delay time ( $t_d$ ): Time required to charge input capacitance upto cut-in voltage or to forward bias base to emitter diode.

Rise time ( $t_r$ ): Time required to rise the collector current from 0% of collector saturation current to 90%.

Turn ON time ( $t_{ON}$ )!  $t_{ON} = t_d + t_r$ .

Base current is always more, it is required to saturate the transistor. Once the transistor goes into saturation the excess charges are stored into base region. If the over-drive factor (ODF) is more then more charges stored into base region. This extra charge is called saturating charge, if it is proportional to the excess base drive & corresponding current  $I_e$ .

$$\text{Corresponding excess current } I_e = \frac{\text{Excess base current}}{\text{minimum saturation current}} - \text{saturation base current}$$

$$= \text{ODF} \cdot I_{BS} - I_{BS}$$

$$I_e = (\text{ODF} - 1) I_{BS}$$


Saturating charge is given by

$$Q_s = T_s I_c \quad \text{where } T_s = \text{storage time constant of transistor.}$$
$$= \gamma_s I_{BS} (ODF-1)$$

Now when input voltage increased i.e. from  $V_1$  to  $-V_2$  & therefore at the same time base current is increased. But the collector current does not change immediately. It requires some time called storage time  $\tau_s$ . This time is required to remove saturating charge stored at base region. Storage charge will provide  $V_{BE}$  positive of  $V$ . Due to -ve  $I_B$  the excess charge stored at base will be removed. Once extra charge is removed, the base to emitter junction is reverse biased & base current starts to fall to zero. At the same time collector current also starts to fall to zero, of this time is called fall time ' $\tau_f$ '. Storage time ( $\tau_s$ ): It is the time required to remove excess charge stored in base region & reverse base current decreasing.


Fall time ( $\tau_f$ ): It is time required to fall the collector saturating current from 90% of saturation current to the 10% of saturating current.

Turn off time ( $\tau_{off}$ ):  $\tau_{off} = \tau_s + \tau_f$ .



(a) charge storage in base

charge storage in saturated bipolar transistors.



(b) charge profile during turn off.

## Power MOSFETs

It is voltage controlled, 2 terminal, majority carrier device. It requires very small input current, switching speed is very high & its switching time is very small of the order of nanoseconds. It has increasing applications in low power high frequency applications. It does not have the problem of second breakdown, but it requires special care for handling of electrostatic charge discharge. It is very difficult to protect them under short-circuit fault conditions.

### Comparison between Power BJT & Power MOSFET

#### Power BJT





1. It is minority as well as majority carrier device.
2. It is current controlled device.
3. It has negative temp. coefficient.
4. Operating freqn is less
5. Second breakdown can take place.
6. Peak current capability is less than MOSFET.
7. BJT is more sensitive to voltage spikes.
8. On state voltage drop is less than MOSFET & hence on state power loss is less than MOSFET.
9. Conduction losses are less than MOSFET.
10. Switching losses are more than MOSFET.
11. More energy efficient at low frequency.
12. Output impedance is less as that of <sup>MOSFET</sup>.
13. Parallel operation is complex.

#### Power MOSFET


1. It is majority carrier device.
2. It is voltage controlled device.
3. It has positive temp. coefficient.
4. Operating freqn is High.
5. No possibility of second breakdown.
6. Peak current capability is more than BJT.
7. MOSFETs are more sensitive to voltage spikes.
8. The on state voltage drop is more than BJT & hence on state power loss is more than BJT.
9. Conduction losses are more than BJT.
10. Switching losses are less than BJT.
11. More energy efficient at high frequency.
12. Output impedance is more than BJT.
13. Parallel operation is simple.



## Structure of E-MOSFET





### Basic circuit



E-MOSFETs are normally off MOSFETs, to make them on,  $V_{GS}$  must be +ve for n-channel E-MOSFET &  $V_{GS}$  must be -ve for n-channel E-MOSFET. When +ve voltage at gate to source of n-channel MOSFET is applied electrons from p-substrate are attracted under the gate region. When  $V_{GS}$  is equal or greater than threshold voltage, efficient number of electrons are accumulated which forms a virtual channel & current flow starts from drain to source. The polarities of  $V_{GS}$  &  $V_{DS}$  are reversed in case of p-channel E-MOSFET.

### V-MOSFET Structure



### Cross section of N-MOSFET

On state resistance of V-MOSFET  
Buffer layer - separates drain metal & depletion region.  
cross out voltage stored at drain  
on state resistance decreases & hence forward voltage drop.

As depletion MOSFETs are remaine ON at  $V_{GS} = 0$ , hence they are not used for power application. Enhancement MOSFETs are OFF at  $V_{GS} = 0$ , hence they are used in power application. The cross section of vertical MOSFET (V-MOSFET) as shown in above fig.

It has  $n^+$  layer called buffer layer. Buffer layer separates metal drain & depletion layer. It distributes voltage stress evenly at drain. It also decrease on state resistance & hence on state voltage drop decreases. Structure has  $n^-$  epitaxy layer called drift layer. It is responsible for power handling capacity. But its on state resistance is more as it is lightly doped. On state resistance increases with increase in drift layer but increases power handling capacity. On state resistance is given by

$$R_{DS(on)} = R_{n^+} + R_{drift} + R_{epitaxial} + R_{substrate}$$

When sufficient gate voltage is applied w.r.t. source, as the effect electrode from p-layer,  $n^+$  layer attracts under the gate oxide, this forms channel, which allows the current to flow from drain to source.

### Advantages of MOSFET :-

- It requires very low gate energy.
- It has less switching loss.
- It has a very fast switching speed.
- It has very high input impedance of the order of  $10^{12}$  to  $10^{15}$ .
- Gate draws very small input current of the order of nano amperes. ~~It is of the order of 10~~
- Parallel operation of MOSFET is simple.

### Disadvantages :-


- High forward on state voltage drop & hence more on state voltage drop.
- They are more sensitive to voltage spikes.
- They have electrostatic discharge problem.

## Steady-state Characteristics :-


MOSFET is voltage controlled device, it has very high  $\text{G}/\text{P}$  impedance. The gate draws very small leakage current of the order of nanoamp. The current gain is  $\frac{I_D}{I_G}$ , is typically of the order of  $10^9$ . But transconductance is important parameter not current gain. The transconductance is the ratio of drain current to gate to source voltage, it is given by  $g_m$ .

$$g_m = \text{transconductance} = \frac{\Delta I_D}{\Delta V_{GS}}, V_{DS} = \text{constant}$$

## Transfer Characteristics :-




(a) Depletion type - nMOS FET



(b) Enhancement type pMOSFET

## Output Characteristics :-





- 1) Cut off region :- In this region  $V_{DS} < V_T$ , channel is not formed, & hence no  $I_D$ .
- 2) Linear region :- In this region  $V_{DS} > V_T$  & whenever  $V_{DS} \approx V_{GS} - V_T$  in this region drain current  $I_D$  varies in proportion to the drain to source voltage. Power MOSFETs are operated in linear region for switching action.

- 3) Saturation region :- (Pinch off region).

For this region  $V_{GS} > V_T$  & whenever  $V_{DS} \gg V_{GS} - V_T$ , channel saturates (as pinch off's off) at  $V_{DS} = V_{GS} - V_T$ . In saturation drain current remains almost constant for increase in any value of  $V_{DS}$ . In this channel width almost const for given  $V_{GS}$  & hence channel is said to saturates. It should note that saturation is transistor & in MOSFET is different.

### Steady state Model :-

It is same for both depletion type and enhancement type mosfet



$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} / V_{DS}$$

$$O/p \text{ resistance} = r_0 = R_{DS} = \frac{\Delta V_{DS}}{\Delta I_D}$$

$R_{DS}$  very small in linear region i.e. mΩ.  
 $R_{DS}$  very large in saturation region i.e. MΩ.




## Gate Drive Circuits

MOSFET does not requires power to drive gate, but it is required to transfer charge to the gate terminal to turn on. & from the terminal to turn off the MOSFET. At the off state of gate, it has capacitances  $C_{GD}$  &  $C_{GS}$ . It is necessary to charge the capacitances & to turn on & discharge the capacitance to turn off. Hence we can say gate is electrically isolated from drain & source i.e. it has high  $\text{O/p}$  impedance & low leakage current from gate to source. There are different MOSFET driving circuits are as follows.

### 1. Driving of MOSFET From TTL :-

We can drive the MOSFET by using TTL logic. But performance of MOSFET will not be optimum, because transistor requires some ~~short~~ time to go into saturation. So to improve switching performance, rise time & fall time must be less. For this we buffer circuit. Which will provide fast current sourcing & sinking to the gate of MOSFET. Such a simple complementary emitter follower driving circuit shown in fig. below.



$Q_1$ ,  $Q_2$  have high gain.

$$I_{charge} = \frac{C_{GS} \cdot V_{DS}}{\tau_{rise}} \quad \& \quad I_{discharge} = \frac{C_{GS} \cdot V_{DS}}{\tau_{fall}}$$

$$C_{GS} = C_{GSS} - C_{OSS}$$

Where  $C_{GS}$  = gate to source capacitance in pF.

$C_{GSS}$  = O/p capacitance in pF

$C_{OSS}$  = increase to source capacitance in pF

$\tau_{rise}$  = O/p pulserise time in ns.

$\tau_{fall}$  = I fall time in nsec.

$V_{ds}$  = drain to source voltage in V.

$V_{gs}$  = gate to source voltage in V.


Power dissipation across buffer transistor is given by

$$P = V_{CE} I_C \text{ for } f$$

where  $V_{CE}$  = buffer transistor saturation voltage in V.  
 $I_C$  = collector current in A


$f$  = switching frequency in KHz

Now a days it is not necessary to design these discrete circuit, because the buffer IC's are available to drive the MOSFET eg. DS0026. Such circuit are shown below.



High current integrated buffer.


### ② Driving the MOSFET from CMOS



single CMOS gate can drive MOSFET. But to improve switching time more than one gate can be made by paralleling more than one gate. It will increase driving current to drive up capacitive load.


### ③ Driving MOSFET from Linear Circuits!

We can use op-amp for driving for driving the power MOSFET. Op-amp has more current delivering capacity. But one drawback of op-amp is its slow rate i.e. switching freqn less than 25 KHz. In order to improve switching freqn op-amp o/p is given to complementary emitter follower stage. Typical op-amp driving circuit as shown below.



## ① Isolation of gate & base drive circuits!

### i) Pulse transformer based gate driver circuit.



gate control signal is applied <sub>TFP</sub> through logic drive ckt to pulse TFP & drivers & <sub>TFP</sub> taken from secondary, after rectification applied to mosfet.

Advantages of taken from secondary, after rectification applied to mosfet is


#### 1. Isolation between power circuit & driving circuit is obtained by pulse TFP

- 1. If driving current required is more than it use is limited.
- 2. If can drive MOSFETs are at different voltage levels i.e. MOSFET may be at ground level or at any other voltage level.
- 3. The size of TFP decreases with switching freq<sup>n</sup>.
- 4. It will not requires separate power supply.

#### Disadvantages

- 1. If driving current required is more than it use is limited.
- 2. Switching performance depends on diodes. In case of high frequency Schottky diodes may need.

## ② Opto-coupler based drive circuit!




Opto-coupler combines an infrared LED & photo transistor. Gate control signal is applied to ILED. & o/p is taken from photo transistor. O/p current of photo transistor is not sufficient to drive the MOSFET, so additional transistor is needed for amplification. This is very simple ckt without provides optical coupling. This method of isolation requires addition amplification.

photo transistor is not sufficient to drive the MOSFET, so additional transistor is needed for amplification. This is very simple ckt without provides optical coupling. This method of isolation requires addition amplification.

## IGBT

An Insulated gate bipolar transistor (IGBT) was invented in 1988 by B.Jayant Baliga (Indian electrical engineer, B.Tech from IIT Madras & MS & PhD from RPI (Rensselaer Polytechnic Institute) New York). It combines the advantages of BJTs and MOSFETs. MOSFET has advantages that its input impedance high, voltage controlled device, more operating frequency & no secondary breakdown problem, whereas the transistor has excellent on state characteristics i.e. low on state resistance. An IGBT has all these advantages combined together. Its operating speed is high but less than MOSFET. But it handles more power as compared to both transistor & MOSFET. IGBT can be driven by using same gate driving circuit for MOSFET.

### Structure of IGBT




Cross sections of n-channel vertical structure of IGBT

IGBT also has vertical structure as it has advantage of less on state resistance, increased current-carrying capacity & more power handling capacity. Above fig. shows the structure of IGBT, it is same as power MOSFET with extra p<sup>+</sup> layer called injection layer. This injection layer forms collector / drain of IGBT.

- The n<sup>+</sup> buffer layer is not important in the operation of IGBT. But depending upon n<sup>+</sup> layer there are two types of IGBT.
1. Punch Through IGBT (PT IGBT) - It has buffer layer. It handles more power in forward direction but less power in reverse direction, hence it is called as Asymmetric IGBT.


2. Non Punch Through IGBT (NPT IGBT) :- It is without n<sup>+</sup> buffer layer. It handles power in both forward & reverse directions, hence it is called as symmetric IGBT.

### VI characteristics :-




more less than that of MOSFET, slope is more steeper. Still increase in  $V_{gs}$  device fall into saturation as channel saturates. Still increase is  $V_{gs}$ , when  $V_{gs} = V_{BR}$ , i.e. forward breakdown voltage, it goes into avalanche breakdown. At this point current increases with  $V_{CE}$ . Rate of increase of current is more steep. Still increase in  $V_{gs}$  device fall into saturation as channel saturates. Still increase is  $V_{gs}$ , when  $V_{gs} = V_{BR}$ , i.e. forward breakdown voltage, it goes into avalanche breakdown. At this point current increases with  $V_{CE}$ .

### Transfer characteristics :-



Transfer characteristics is as shown in fig., it is same as MOSFET. When  $V_{gs} = V_{th}$  i.e. threshold voltage, an inversion layer forms under gate region & current starts increasing.

### Operating principle :



The operating principle of IGBT is same as that of MOSFET. The operation can be divided into two parts : - ① Creation of inversion layer  
② Conductive modulation

Due to the application of  $V_{gs} > V_{th}$ , n type inversion layer formed in p region body. Thus channel is formed due to conduction of electron-n-n.

Conductive modulation of drift layer reduces on state resistance & hence on state power loss is less. Due to application of








RLC circuit damping factor  $\delta = 1$  & it gives.

$$R_s = 2 \sqrt{\frac{Ls}{Cs}} \quad \text{--- (7)}$$

Capacitor discharge through transistor, it increases ~~other~~ current rating of transistors. The discharge current through transistor can be avoided by putting  $R_s$  across capacitor, instead of diode  $D_s$ .



for discharge current, the time constant  $R_s C_s = T_s$ , it must be  $1/3$  of switch period  $T$ .

$$\therefore R_s C_s = \frac{T}{3} = \frac{1}{3} R_s$$

$$\therefore R_s = \frac{1}{3 R_s C_s} \quad \text{--- (8)}$$